Interest is widespread in flexible thin-film transistor backplanes made on clear polymer foil, which could be universally employed for a variety of applications. All ultralow process temperatures, plastic compatible thin film transistor (TFT) technologies battle short or long term device instabilities. The quality and stability of amorphous silicon thin-film transistors (a-Si:H TFTs) improves with increasing process temperature. TFT stacks deposited at less than 250ºC by radio frequency plasma enhanced chemical vapor deposition (RF-PECVD) exhibit higher threshold voltage shifts after gate bias stressing than stacks deposited at ~300 o C in the active matrix liquid-crystal display (AMLCD) industry [1] . Therefore, optically clear plastic (CP) substrates are desired that tolerate high process temperatures. The first step in a-Si:H TFT fabrication on a polymer is the deposition of a planarizing barrier and adhesion layer. For this purpose we have been using silicon nitride (SiN x ) grown by PECVD.
INTRODUCTION
It is desirable to deposit the SiN x barrier layers at high temperature on plastic substrates that are intended for the fabrication of display backplanes. The reason is that barrier layers need to be deposited at a temperature close to that of the subsequently deposited TFT stack. TFTs deposited at low temperatures are less stable [1] , which is critical for AMOLEDs which require a stable dc drive current. TFT stability is also a key issue for AMLCDs.
The threshold voltage of a-Si TFTs changes with the application of the gate bias voltage, because of carrier trapping in the silicon nitride gate insulator and creation of new dangling bonds in the a-Si:H channel. Therefore, it is desirable to keep the entire process close to the optimum temperature range  of 300   o   C---350 o C, which is that in large scale industrial use for a-Si:H TFTs on glass. The barrier layers were optimized at 250 o C, which is our standard high temperature platform. 
THEORY
An important first step in fabricating display backplanes on plastic substrates is to identify the optimal processing conditions to reproducibly deposit crack-free SiN x barrier layers. Strain also develops in the structure by built-in stresses in the deposited layers (Hooke's law: σ =Yε, where σ is stress, Y Young's modulus, and ε strain), or, upon cooling down, by the differences in the thermal expansion between the deposited film and the substrate, or between different films, and by differences in humidity expansion coefficients. The total strain in the SiN x barrier layers needs to be carefully controlled to prevent cracking.
A. Controlling Built in Strain
The total mismatch strain between the SiN x layer and the clear plastic is given by 
is the humidity mismatch strain where the β denotes the coefficient of humidity expansion (CHE) and %RH is the percent of relative humidity for a sample taken out from vacuum (R.H. = 0%). The mismatch strain ε has two dominant components: the thermal mismatch strain and the built-in strain ε bi in the deposited film. [2] It is desirable to keep the mismatch strain close to zero. It is clear that as the deposition temperature is increased, the thermal mismatch strain produced upon cooling to room temperature increases proportionately. Therefore it is necessary to compensate for the CTE mismatch by adjusting the built-in strain in the film. This is done in such a way that
. The built-in strain depends on the film deposition conditions and can therefore be adjusted. This is clearly illustrated in Figure 2 . Here the built-in strain in a layer of SiN x deposited on Kapton is varied by changing the deposition power. This figure shows the result of a series of experiments in which a SiN x barrier layer is deposited on the Kapton substrate at increasing PECVD deposition powers. The first substrate is a bare Kapton substrate, illustrating that there is an initial curvature to the substrate. In each case, the SiN x film is deposited on the side of the substrate facing to the left. The changing radius of curvature of each combined structure illustrates a change in the total strain. As can be seen, the SiNx layer is tensile at low powers, then goes through a transition region and is ultimately compressive at very high deposition powers. Our goal now becomes to deposit the barrier layer as close to the transition region as possible in order to minimize the total strain in the barrier layer.
B. Investigating SiN x Barrier Layer Adhesion
SiN x films deposited on clear plastic for various deposition power densities are shown in Figure 3 . At the beginning of the deposition, the substrate is bombarded with high energy particles to improve adhesion. At low deposition power densities, the SiN x adhesion to the clear plastic is very poor and sections of the film have delaminated and flaked away. At intermediate power densities excessive stress in the film causes buckling and cracking of the SiN x layer. It is Figure 2 Curvature of 300-500nm thick SiN x films deposited on 50 µm thick Kapton E. The PECVD deposition power is varied from low to high. The deposited SiN x films face to the left. The built in strain in the SiN x film changes from tensile to compressive from left to right. [2] only once the films are deposited at very high power densities (150 mW/cm 2 or more) that the films become crack-free. This result once again confirms that it is necessary to work at high power densities in order to achieve crack-free barrier layers. This agrees with the argument made with Figure 2 .
Optimized SiN x barrier layers of 200-300 nm thickness were deposited at at the very high power density of ~200 mW/cm 
RESULTS
Cracking can also occur during TFT stack deposition, as additional sources of strain are introduced. A barrier layer therefore needs to be tested to see if it survives TFT fabrication. The barrier layer was tested by fabricating bottom-gate, staggered, non self-aligned TFTs on the clear substrate. The first step was to coat the substrate on both sides with a 200-300 nm thick SiN x barrier layer. Then a 70-80 nm layer of chromium was deposited on the substrate using thermal evaporation. The gates were patterned. Then the TFT stack (300nm SiN x , 300nm a-Si:H, 30nm n + a-Si:H) was deposited at 250 o C using plasma enhanced chemical vapor deposition (PECVD). Finally, the TFT stack was covered by a layer of chromium. The last chromium layer was then patterned to form the source-drain regions. Subsequently, the n + layer was etched everywhere except under the source-drain metal, and the islands and gate vias were defined using standard photolithography. The schematic cross section of the finished TFT is shown in Figure 4 . Figure 5 . The main performance characteristics are µ lin = 0.8 cm 2 /Vs and µ sat = 1 cm 2 /Vs. V t = 3.5 V, S = 700 mV/decade. These results are a good match for TFTs fabricated on glass using the same process.
CONCLUSIONS
SiN x barrier layers were repeatedly deposited crack-free at 250 o C. The key parameter identified for successful deposition was sufficiently high PECVD deposition power density. Finally, TFTs were fabricated on top of the barrier layers. The TFT stack was crack-free and TFT performance was comparable to results obtained from a TFT batch processed on glass.
